Model No: PDA-5-TCXO

PDA-5-TCXO UHF POCSAG Receiver Board

★ UHF Frequency: 821.2375MHz

★ Signal Format: POCSAG, 1200bps

★ TCXO Stability: ±2.5ppm

★ Sensitivity: -122dBm (min)

★ Operating Voltage: +5.0V

A compact UHF receiver board designed for stable POCSAG paging and OEM system integration.
Delivery :
FOB
minimum order :
100 pieces
Quantity :
Contact Now

PDA-5-TCXO UHF POCSAG Receiver Board

  • WEX designs and manufactures the PDA-5-TCXO, a compact UHF POCSAG receiver board for OEM paging terminals and custom RF communication systems. The standard configuration operates at 821.2375 MHz and receives POCSAG signals at 1200 bps, with minimum receiving sensitivity of -122 dBm and TCXO frequency stability of ±2.5 ppm from -20°C to +70°C.
  • The board provides a 50-ohm SMA RF input, +5.0 V operating voltage, and RS232 data output for connection to a compatible host controller or system interface. Average current consumption is 16 mA maximum, supporting compact embedded system designs.
  • The 1200 bps specification refers to the received POCSAG RF signal. The RS232 output interface operates separately at 9600 bps with 8 data bits, 1 stop bit, and no parity. Customers should confirm that the operating frequency, POCSAG rate, power supply, antenna connection, RS232 interface, and host system requirements match their project before ordering.

FAQ

  • Why does the PDA-5-TCXO list both 1200 bps and 9600 bps?

    The board receives the POCSAG RF signal at 1200 bps. Its RS232 output interface operates separately at 9600 bps. The two values refer to different parts of the signal and data path.
  • What interfaces does the PDA-5-TCXO provide?

    The board uses a 50-ohm SMA RF input, +5.0 V power supply, and RS232 data output operating at 9600 bps, 8 data bits, 1 stop bit, and no parity.
  • Can the PDA-5-TCXO be integrated into an existing system?

    Yes, provided that the system matches the board’s 821.2375 MHz operating frequency, POCSAG 1200 bps signal format, +5.0 V power requirement, RS232 output, and host interface requirements.